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ABSTRACT 
In modern age different portable electronic equipment   have benefited from a power converter is 
able to achieve high efficiency with a wide input and output voltage ranges with a small size. But 
conventional power converter can’t maintain a wide operation range with high efficiency, 
especially if up-and-down voltage conversion has to be achieved. These characteristics can be 
obtained in a single ended primary inductor converter (SEPIC).  Some limitation in conventional  
buck  boost converter  like inverted output ,pulsating input current, high  voltage  stress make it 
unreliable for wide range of operation. So to get rid of this SEPIC converter is used. 
In this thesis ideal method of designing passive component of SEPIC is described, which is a 
DC-DC converter that provides a positive regulated output voltage from an input voltage. It also 
operates as a buck and boost converter. The SEPIC also has a simple controller that provides   
low noise operation. The experimental result of SEPIC is well studied by designing open loop 
hardware model and observing the waveforms in oscilloscope.  
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                                                               CHAPTER 1:  
 
Introduction 
SEPIC is a DC to DC converter and is capable of operating in either step up or step down mode 
and widely used in battery operated equipment by varying duty cycle of gate signal of MOSFET. 
We can step up or step down voltage .For duty cycle above 0.5 it will step up and below 0.5,  it 
will step down the voltage to required value. Various conversion topologies like buck, boost, 
buck-boost are used to step up or step down voltage. Some limitation like pulsating input and 
output current, inverted output voltage, in case of buck converter floating switch make it 
unreliable for different application. So it is not easy for conventional power converter design to 
maintain high efficiency especially when it step or step down voltage. All these characteristics 
are obtained in SEPIC DC to DC power conversion. Different designs are used using active and 
passive components. Non- inverted output ,low equivalent series resistance(ESR) of coupling 
capacitor minimize ripple and prevent heat built up which make it reliable for wide range of 
operation. 
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                                                                   CHAPTER 2: 
2.1: BASICS OF SEPIC CONVERTER 
The basic converter we see in our day to-day life is buck converter. It is so called, because it only 
step down the input voltage .the output is given by  
                                                   Vo=DVs                                                                                                                                                                         (2.1) 
Where     Vo=output voltage 
                VIN=input voltage  
                D=duty cycle 
By interchanging input and output we get boost converter .which only step up voltage, hence its 
name boost. The output is always greater than input, but main problem is to get step up and step 
down voltage from a single device depending on output. We can use two cascaded converters   (a 
buck and a boost).but for this two separate controller and separate switch are required. So it is 
not the good solution .Buck-boost converter can give required output but here output is inverting 
.These converters have more component stresses, component sizes and lesser efficiency. To 
reduce the losses caused by  high voltages, a circuit with buck-boost conversion characteristics, 
small energy storage element required and smaller inductor size is desired .but inductor should 
not be so less ,such that ripple current is high. 
                          Thus, the optimum converter however should have low component stresses, low 
energy storage requirements and size and efficiency performance comparable to the boost or the 
buck converter.    One converter that provided required output is the SEPIC (single ended 
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primary inductor converter) converter.by varying duty cycle of gate signal of MOSFET we can 
vary the output. If duty cycle is greater than 50%, it will step up.so it is called as boost converter. 
if duty cycle is below 50% it will step down the voltage and it operate as buck converter. 
Another advantage of this converter is it provides a positive regulated output voltage from an 
input voltage that varies from above to below the output voltage. It function as both like  a buck 
and boost converter, the SEPIC also has minimal active components, a simple controller that 
provide low noise operation. 
2.2 : CIRCUIT OPERATION   
Single-ended primary inductor converter (SEPIC) is a type of DC-DC converter, that allows the 
voltage at its output to be more than, less than, or equal to that at its input. The output voltage of 
the SEPIC is controlled by the duty cycle of the MOSFET. A SEPIC is similar to a traditional 
buck-boost converter, but has advantages of having non-inverted output, by means of coupling 
energy from the input to the output is via a series capacitor. When the switch is turned off  output 
voltage drops to 0 V. SEPIC is  useful in applications like battery charging where voltage can be 
above and below that of the regulator output.  
 
                                        Figure.2.1. Circuit diagram of SEPIC Converter 
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2.2. A: CONTINUOUS CONDUCTION MODE 
 
A SEPIC is said to be in continuous-conduction mode if the current through the inductor L1 
never go down to zero. During a SEPIC's steady-state operation, the average voltage across 
capacitor Cs (VCs) is equal to the input voltage (VIN). Because capacitor Cs blocks direct current, 
the average current across it (ICs) is zero, making inductor L2 the only source of load current. 
Hence the average current through inductor L2 is the same as the average load current and hence 
independent of the input voltage. Looking at average voltages, the following can be written: 
                                                        VIN=VL1+VCs+VL2                                                                (2.2) 
Because the average voltage of VCs is equal to VIN 
                                                         VL1 = −VL2.                                                                                         (2.3) 
For this reason, the two inductors can be wound on the same core. Since the voltages are the 
equal in magnitude, their mutual inductance effect will be zero. Here it is assumed that the 
polarity of the coil is correct. As the voltages are the equal in magnitude, the ripple currents of 
the two inductors will be equal in magnitude. The average currents can be summed as follows:                                   
       
                                                    ID1= IL1 - IL2                                                                                (2.4) 
              
14 
 
                                  Figure 2.2.  SEPIC on state (continuous conduction mode) 
When switch Q1 is turned on, current IL1 increases and the current IL2 increases in the negative 
direction. The energy to increase the current IL1 comes from the input source. Since Q1  is a short 
while closed, and the instantaneous voltage VCs is approximately VIN, the voltage VL2 is 
approximately –VIN. Therefore, the capacitor Cs supplies the energy to increase the magnitude of 
the current in IL2 and thus increase the energy stored in L2. 
               
                                   Figure 2.3. SEPIC Off state (Continuous conduction mode) 
When switch Q1  is turned off, the current ICs becomes the same as the current IL1, as the 
inductors will not allow instantaneous changes in current. Current IL2 will continue in the 
negative direction, in fact it never reverse direction. It can be seen from the diagram that a 
negative IL2 will add to the current IL1 to increase the current delivered to the load. By Using 
Kirchhoff's Current Law 
                                                   ID1 = ICs - IL2.                                                                          (2.5) 
So while Q1 is off, power is delivered to the load from both L2 and L1. Coupling capacitor (Cs), is 
charged by L1 during this off cycle, and will recharge L2 during the on cycle. The boost/buck 
capabilities of the SEPIC are possible because of capacitor Cs and inductor L2. Inductor L1 and 
switch Q1 create a standard boost converter, which generates a voltage (VQ1) that is higher than 
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VIN. Its magnitude is determined by the duty cycle of the switch Q1. Since the average voltage 
across Cs is VIN, the output voltage (VOUT) is  
                                               VOUT=VQ1-VIN.                                                                            (2.6) 
 If VQ1 is less than double of VIN, then the output voltage will be less than the input voltage. If 
VQ1 will be greater than double of VIN, then the output voltage will be greater than the input 
voltage. 
 
2.2.B:Expected  waveforms: 
Gate of  MOSFET is triggered by squre wave pulse.MOSFET is a switching device,when it turns 
on  voltage across the mosfet is zero means drain to source voltage is zero.When mosfet turns off 
supply voltage is build up across MOSFET. So according to on off  of MOSFET a square wave 
pulse is obtaind across drain to source,that is also called voltage across MOSFET.  
 
 
                               Fig(2.4)voltage across MOSFET  vs Time 
                  
When MOSFET is turn on inductor1(L1) is start charging through MOSFET.So current through 
inductor and MOSFET start increasing.When MOSFET is turn off no current will flow through 
it. 
16 
 
 
                       Fig(2.5)current through MOSFET vs Time 
Diode is one of the switching device in SEPIC.It turns on ,when anode voltage is more that 
cathode voltage.It is unidirectional.During MOSFET  turns on no current through diode as 
voltage across diode  is negative.When MOSFET is turns off coupling capacitor start charging 
and inductor(L2)  discharging through diode .So initially current is at peak rate ,then current is 
slowly decreasing. 
 
 
                         Fig(2.6)current through diode vs time 
When capacitor starts charging current through it start decreasing and when it discharge,current 
through it starts increasing.so during Ton period coupling capacitor starts discharing through 
inductor ,so current in capacitor starts increasing ,but in a reverse direction.So current is 
negative. During Toff capacitor starts charging and current is in forward direction. 
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              Fig(2.7)current through coupling capacitor vs time 
When MOSFET is turn on inductor1(L1) is start charging through MOSFET.So current through 
inductor and MOSFET start increasing to a certain value till switch is turn off.When swith is 
turns off  inductor(L1) current starts decreasing.Current through both the inductor is same as both 
the inductor charging and discharging simultaneously. 
 
 
                          Fig(2.8)current through inductor (L1) vs time 
 
                        Figure (2.9).current through inductor(L2) vs time 
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2.3:VOLT-SECOND BALANCING OF SEPIC 
During the MOSFET turn on   (Positive slope)          
                                         VIN= VL1(ON)                                                                                                                                 (2.7) 
                                                       
1
)(11
L
V
T
I ONL
ON
L 

                                                                                                                              (2.8)                                                                                              
During the MOSFET turn off (Negative slope) 
                        VL1(OFF)= VCs+ VOUT -VIN                                                                                                 (2.9)                                                                                                    
                    
1
)(1
L
VVV
T
I
INOUTCs
OFF
OFFL 


                                                                                     (2.10) 
Equating the above equations 
               VL1 (ON)*TON = VL1 (OFF)*TOFF                                                                                                                                (2.11) 
For Inductor L2 during turn on of MOSFET voltage across inductor L2 is VCs. 
                       
2
2
L
V
T
I Cc
ON
L 

                                                                                                                                                                      (2.12) 
During MOSFET turn off voltage across output voltage is equal to voltage across L2 
               
2
2
L
V
T
I OUT
OFF
L 

                                                                                                             (2.13) 
Equating the above equation       
               TON* VL2 (ON) =TOFF*VL2(OFF)                                                                                                                                (2.14) 
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                                           CHAPTER 3 
DESIGN OF OPEN LOOP SEPIC CONVERTER: 
3. DESIGN SPECIFICATION: 
A SEPIC is used in various applications in power electronics field. Given below specification are 
used for charging a battery 
Input voltage (VIN) =12 V 
Output voltage (VOUT) =10-14V 
Output ripple current=20-30% of load current 
Output ripple voltage=3% of   load voltage 
Switching frequency (Fs) =30 KHz 
3.2 POWER STAGE FILTER  DESIGN  FROM  RIPPLE  SPECIFICATIONS: 
A. INDUCTOR   SELECTION: 
For determining the inductance peak to peak current is approximately 25% of the maximum 
input current, at minimum input voltage. The ripple current flowing in equal value in inductor L1 
and L2 is given by 
                                                 %25*
1 II IN  %25*
*
V
VI
IN
OUTOUT                                      (3.1) 
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 The inductor value calculated by 
                                             D
I
V
LLL MIN
L
IN *
21 
                                                   (3.2) 
 The peak current in inductor   is given by 
                               )
2
%251
(**
)(
)(1


V
VV
II
MININ
DOUT
OUTpeakL
                                                           (3.3) 
                                   )
2
%251
(*
)(2

 II OUTpeakL                                                                               (3.4) 
Here maximum input current=1.25 A         
From (3.1),(3.2),(3.3)and (3.4) 
               LL 21   = 464.0*25.
12
=0.866mH                                                                                                            
                )
2
%251
(*
12
4.14
*1
)(1

I peakL     =1.35 A                                               
               I peakL )(2  = )2
%251
(*1

 
=1.125 A                                                      
 B: COUPLING CAPACITOR SELECTION: 
The selection of coupling capacitor Cs depends on the RMS current and is given by 
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V
VV
II
MININ
dOUT
OUTrmscs
)(
)(
*

                                                     (3.10) 
The coupling capacitor must be rated   for a large RMS current relative to output power. This 
property makes the SEPIC much better suited to lower power application, here the RMS current 
through the capacitor is relatively small. The voltage rating of it must be greater than the 
maximum input voltage. Electrolytic capacitor  work  well for through whole  application ,where  
the  size is not limited  and they can accommodate  the required  RMS current  rating. 
The peak to peak ripple voltage on Cs is 
                                               
Fc
DI
V
sws
MAXOUT
cs *
*
                                                                (3.11) 
A capacitor  that meets  the RMS  current  requirement  would  mostly  produce  small ripple on 
Cs. Hence the peak voltage is typically close to input voltage 
from   (3.10),(3.11):  
RMS current through   coupling capacitor =ICs=1.2 A 
Peak to peak reverse voltage on Cs=1.81V 
C: OUTPUT CAPACITOR SELECTION: 
In a  SEPIC converter, when  the power  switch Q1 is turned  on ,the inductor  is  charging   and 
the output current is  supplied by the out-put capacitor.as a result capacitor sees large  ripple 
currents. Thus the selected out-put capacitor must be capable of handling maximum RMS current 
in out-put capacitor is 
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                                        Fig.3.1. Output Ripple Voltage 
The ESR, ESL and the buck capacitance of output capacitor directly control the output ripple. As 
shown in figure, we assume half of the ripple is cause by the ESR and where other half is caused 
by amount of capacitance.  So 
                               ESR≤ 
II
V
peakLpeakL
ripple
)(2)(1
5.0*

                                                                          (3.13) 
                           COUT ≥
FV
I
swripple
OUT
D
*5.0*
*
                                                                             (3.14) 
By calculating using (3.12), (3.13) and (3.14)  
RMS current in output capacitor=IC (OUT)=1.2 A 
                           ESR≤0.072 
                         COUT ≥151.3 UH 
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D: INPUT CAPACITOR SELECTION: 
Input current waveform is continuous and triangular. The inductor ensure that the input capacitor  
sees fairly  low ripple  current.  The RMS current in the input capacitor is given   by 
                                             
12
)(
I
I
L
rmsCIN

                                                                                (3.15) 
Input  capacitor  be  capable  of handling  the  RMS  current.  The  input  capacitor  is  not  much  
important  in a  SEPIC  application, a 10 uf  or higher  value, good  quality capacitor  would  
prevent impendence  interaction  with the input supply 
So from (3.15) RMS current in input capacitor is : 
                          I rmsCIN )(  =0.072 A  
3.3: SWITCH SELECTION: 
There is two switching element in SEPIC. That is diode and MOSFET. 
3.3.A: POWER  MOSFET SELECTION:  
The parameter governing the selection of the MOSFET are : 
Minimum threshold voltage   VTH (MIN) 
The on resistance                       RDS (ON)  
 Gate drain charge                     QGD   
Maximum drain to source voltage =  )(MAXDSV  
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The peak switch voltage is equal to  VV OUTIN                                                                       (3.5) 
The peak switch   current is given by 
                                          III peakLpealLpeakQ )(2)(1)(1                                                              (3.6) 
The RMS current through MOSFET is given by 
                                   
2
)(
)(
)(1
*)(
V
VVV
II
MININ
OUTMININOUT
OUTrmsQ

                                                                                (3.7) 
The MOSFET power loss PQ1 is approximately:               
                I
FQ
IVVDIP
G
swGD
peakQOUTMININMAXONDSQQ
R
*
**)(**
)(1)()(
2
11
                    (3.8) 
PQ1 includes conduction loss  and switching  loss  .The  RDS(ON)   value  should  be  selected  at 
maximum  operating  junction  temperature  and is  typically  given in MOSFET data  sheet. 
conduction loss  plus  switching  loss  never  exceed  the  package  rating or exceed  the overall  
thermal  budget 
 From (3.5),(3.6) and (3.7)  : 
Peak swing of voltage= VV OUTIN  = 26 V 
Peak swing current = III peakLpealLpeakQ )(2)(1)(1    =2.475A 
RMS current through switch= I rmsQ )(1    = 1.2638 A 
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3.3.B: DIODE   SELECTION: 
The  output  diode  must be selected  to handle  the  peak  current and  the  reverse  voltage. In  a 
SEPIC  ,the diode  peak  current is  the same as the switch  peak current  IQ1 peak .The  minimum 
peak reverse  voltage the diode  should withstand  is 
                                                 VVV OUTINRD (max)(max)1                                                         (3.9) 
The  power  dissipation in diode  is equal  to the output current  multiplied  by  the  forward  
voltage  drop  of the diode. Schottky diode is used to  minimize the  switching loss. 
From (3.9) : 
 Diode peak current =2.475A 
Minimum peak reverse voltage the diode must withstand is =VRD1  
                                                                   = VV OUTIN (max)(max)  =26V 
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                                                                            CHAPTER 4:   
RESULTS 
4.1 OPEN LOOP  SIMULATION RESULT: 
Given below is circuit diagram for matlab simulation of SEPIC converter. The aim is to 
measure output voltage, current waveform in both inductor, capacitor current. 
 
                                      fig 4.1 circuit diagram of simulation of SEPIC 
Given below is the waveform of output voltage vs time at 50% duty cycle. The aim is to know 
about transient and steady state behavior. 
 
                                        Fig 4.2 VOUT(output voltage) vs Time 
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                           Fig 4.3 IL1(current through inductor  l1) vs Time 
 
 
                      Fig 4.4 IL2(current through inductor  l2) vs Time 
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                            Fig(4.5) current through coupling capacitor vs time 
 
 
 
 
4.2 Closed loop simulation of SEPIC converter: 
For close loop system we have to know the transfer function of the system. 
During 0<t<DTs interval(when MOSFET is turn on) in fig(2.2) 
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During DTs<t<(1-D)Ts  interval  (when MOSFET is turns off) in fig(2.3) 
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So when MOSFET is on state space equation is 
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When MOSFET is off, the state space equation is 
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Where 
A2=
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                                                                                         (4.13) 
B2=
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                                                                                                                                  (4.14) 
VOUT=[    ]
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                                                                                                (4.15) 
so 
C=[    ]                                                                                                                    (4.16) 
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For state space average model we have to consider 
A=DA1+ (1-D) A2                                                                                                                                                                                  
(4.17) 
B=DB1+ (1-D) B2                                                                                                                                                                                   
(4.18) 
For SEPIC converter the large signal input to output relationship and associated large signal state 
relationship can be represented as: 
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                                                                                                                    (4.19)
 
So Duty cycle to output relationship can be expressed as 
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Input to output voltage relationship can be described as 
IN
IN
OUT V
BSBSBSBSB
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                                                                 (4.21) 
Where 
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Put the calculated value of inductance, capacitance and resistance in equation (4.20) and (4.21) 
respectively. We consider duty cycle is 0.5.So  
IN
OUT V
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D
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                   (4.23) 
For  better  transient and steady state  response of the system a feedback path given to the 
system. We are using PID controller for feedback..Because propotional controller reduce the rise 
time, hense transient response is better.we are selecting only PI controller here.Integral conroller 
reduce the steady state error ,so that a better ouput response will come.In close loop we can 
change the output by changing the reference signal. 
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                        Fig4.6 simulation of closed of SEPIC converter 
When reference of 8 volt is given the response of SEPIC converter is given below. Here it act as 
buck converter. 
      
    Fig 4.7 SEPIC as buck converter (output voltage vs time) 
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When a reference of 14 volt is given the response of  SEPIC  converter is given below. Here it 
act as buck converter. 
 
                   Fig 4.8  SEPIC as boost converter(output voltage vs time) 
The inductor current (L1) at steady state is given below. The value fluctuates between 1.25 to 
1.35 ampere. 
 
                                    Fig 4.9 Inductor current Il1  vs time 
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Current through coupling capacitor is given below. During on state of MOSFET the current is 
positive while during off state of MOSFET it is negative. 
 
                           Fig 4.10 capacitor current(Ic) vs time 
                                            4.3 EXPERIMENTAL RESULTS: 
 
Fig 4.11 Hardware of SEPIC 
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4.3.A.  SEPIC AS  BUCK  CONVERTER 
 
            Fig(4.12) input supply voltage  vs time 
 
    Fig(4.13) Output voltage vs time  
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Fig(4.14)Gate signal to  MOSFET  vs  time 
 
    Fig(4.15) Drain to source voltage of  MOSFET vs time 
 
     Fig(4.16)output capacitor ripple voltage vs time 
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4.3.B SEPIC AS BOOST CONVERTER 
 
    Fig(4.17) Output voltage vs time 
 
       Fig(4.18)Gate signal to MOSFET vs time 
 
     Fig(4.19) Drain to source voltage of  MOSFET vs time 
39 
 
 
    Fig(4.20)Output capacitor ripple voltage vs time 
 
 
 
 
 
 
 
4.3.C SEPIC OUTPUT  AT  50%  DUTY  CYCLE 
 
Fig(4.21) Output voltage vs time 
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        Fig(4.22) Gate signal of MOSFET vs time 
 
Fig(4.23) Drain to source voltage of MOSFET vs time 
 
 Fig(4.24) Ripple voltage across output capacitor vs time 
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                                                          CHAPTER 5: 
CONCLUSION 
All the specification and values of passive components for designing of a SEPIC was 
determined. Matlab simulation using calculated parameters was performed in open loop and 
closed loop and corresponding waveforms were obtained. From simulation we observed that the 
output of closed loop system gives more accurate result than open loop system. Hardware design 
of SEPIC converter was done for open loop. It is observed by varying duty cycle output also 
changes, duty cycle  above 50% it operate as a boost converter and below 50% it act like a buck 
converter. 
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                                                                      APPENDIX 
MOSFET  specification sheet: IRF640 
VDS Drain to source 
voltage 
200 V 
Qg Gate charge 
total(4.5V) 
70 nC 
gdQ  Gate charge to gate 
drain 
39 nC 
RDS(on) Drain to source on 
resistance 
Vgs=10v 0.18       mΩ 
 
QGS  13 nC 
 
 
